A Test Wrapper Design to Reduce Test Time for Multi-Core SoC
نویسندگان
چکیده
منابع مشابه
Wrapper design for embedded core test
A wrapper is a thin shell around the core, that provides the switching between functional, and core-internal and core-external test modes. Together with a test access mechanism (TAM), the core test wrapper forms the test access infrastructure to embedded reusable cores. Various company-internal as well as industry-wide standardized but scalable wrappers have been proposed. This paper deals with...
متن کاملA Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling
This paper presents a novel reconfigurable powerconscious core test wrapper and discusses its application to optimal power-constrained SOC (system-on-chip) test scheduling. The advantage with the proposed wrapper is that at each core it allows (1) a flexible TAM (test access mechanism) bandwidths, and (2) a possibility to select the appropriate test power consumption. Our scheduling technique, ...
متن کاملAn Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling
Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM arc...
متن کاملA unified approach to reduce SOC test data volume, scan power and testing time
We present a test resource partitioning (TRP) technique that simultaneously reduces test data volume, test application time, and scan power. The proposed approach is based on the use of alternating run-length codes for test data compression. We present a formal analysis of the amount of data compression obtained using alternating run-length codes. We show that a careful mapping of the don’t-car...
متن کاملIntegrated Test Data Decompression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing
This paper discusses an integrated solution for reducing the volume of test data for deterministic system-on-achip testing. The proposed solution is based on a new test data decompression architecture which exploits the features of a core wrapper design algorithm targeting the elimination of useless test data. The compressed test data can be transferred from the automatic test equipment to the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korea Information and Communications Society
سال: 2014
ISSN: 1226-4717
DOI: 10.7840/kics.2014.39b.1.1